Niko (nnikolov3)

nnikolov3

Geek Repo

Location:Portland

Github PK Tool:Github PK Tool


Organizations
oresat

Niko's repositories

MIPS_SIMULATOR

school assignment for simualting the MIPS pipeline

Language:CStargazers:2Issues:1Issues:0

ECE411

This is the repository for ECE411

Language:C++License:MITStargazers:1Issues:2Issues:0

sequence_detector

A simple sequence detector using System Verilog

Language:SystemVerilogStargazers:1Issues:0Issues:0

3_to_8_decoder

SystemVerilog 3 to 8 decoder using conditional operator

Language:SystemVerilogStargazers:0Issues:0Issues:0

CS162

All of the assignments I did for CS162 at PSU

Language:C++Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

ECE362_Assignment_5

Part 1 creates 2 threads and uses mutexes to lock and unlock. Part 2 uses threads and sorting.

Language:CStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

582

projects for ece582

Language:VerilogStargazers:0Issues:1Issues:0
Language:JavaStargazers:0Issues:1Issues:0

betaflight

Open Source Flight Controller Firmware

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

CS163_Program_4

Binary Search Tree

Language:C++Stargazers:0Issues:0Issues:0

CS163_Program_5

Purpose of the program : The purpose of the program is using Adjacency List to link goals in graph, display the adjacent , and display all depth first. And deallocate all.

Language:C++Stargazers:0Issues:0Issues:0

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

ECE373-Assignment-2

Register char device

Language:CStargazers:0Issues:0Issues:0

ECE373-Assignment-3

Bind and unbind a module, load a PCI driver and interface with a PCI driver

Language:CStargazers:0Issues:0Issues:0

ECE426_lab

This is for ece426 labs

Stargazers:0Issues:1Issues:0

FIFO_Control

FIFO controller implemented using System Verilog with a test bench

Language:SystemVerilogStargazers:0Issues:0Issues:0

full_adder

Full adder as a netlist of AND and OR gates and inverters

Language:SystemVerilogStargazers:0Issues:0Issues:0

gray_to_binary

Gray to binary converter

Language:SystemVerilogStargazers:0Issues:0Issues:0

GreyAdder

A 4-bit Grey Adder

Language:SystemVerilogStargazers:0Issues:1Issues:0

Moore_FSM

A simple vending machine using Moore FSM

Language:SystemVerilogStargazers:0Issues:1Issues:0

notes

all sort of notes

Stargazers:0Issues:0Issues:0

resume

Here is my resume

Stargazers:0Issues:0Issues:0

rpi-mqtt-server

mqtt server written in python

Language:PythonStargazers:0Issues:0Issues:0

tools

Some small tools that I made to make my life easier

Language:CSSStargazers:0Issues:1Issues:0