napoleonlijun / lowrisc-chip

The root repo for lowRISC project and FPGA demos.

Home Page:http://www.lowrisc.org/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

lowRISC chip

The root git repo for lowRISC development and FPGA demos.

See LICENSE.Cambridge for license details.

See the documentation for build instructions.

master status: master build status

update status: update build status

dev status: dev build status

Current version: Release version 0.6 (10-2018) --- lowRISC technical refresh with RV64GC, Debian+FreeBSD capable

To download the repo:

git clone -b refresh-v0.6 --recursive https://github.com/lowrisc/lowrisc-chip.git

For the previous release:

################
# Version 0.5: lowRISC with 100MHz Ethernet and Network filing system access (01-2018)
################
git clone -b ethernet-v0.5 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.4: lowRISC with with tagged memory and minion core (06-2017)
################
git clone -b minion-v0.4 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.3: lowRISC with a trace debugger (07-2016)
################
git clone -b debug-v0.3 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.2: untethered lowRISC (12-2015)
################
git clone -b untether-v0.2 --recursive https://github.com/lowrisc/lowrisc-chip.git

################
# Version 0.1: tagged memory (04-2015)
################
git clone -b tagged-memory-v0.1 --recursive https://github.com/lowrisc/lowrisc-chip.git

traffic statistics

About

The root repo for lowRISC project and FPGA demos.

http://www.lowrisc.org/

License:Other


Languages

Language:SystemVerilog 43.2%Language:Verilog 28.0%Language:Assembly 11.3%Language:C++ 5.8%Language:Makefile 4.0%Language:Python 3.8%Language:C 1.7%Language:Shell 1.0%Language:Coq 1.0%Language:Scala 0.1%