napoleonlijun / EasyVerilog

EasyVerilog is an IDE that attempts to make writing verilog easier.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

EasyVerilog

EasyVerilog is an IDE that attempts to make writing verilog easier.

About

EasyVerilog is an IDE that attempts to make writing verilog easier.


Languages

Language:Tcl 80.6%Language:C 8.7%Language:Roff 5.2%Language:Verilog 3.6%Language:C# 1.9%