Giters
nandland
/
UART
UART in Verilog and VHDL
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
9
Watchers:
2
Issues:
1
Forks:
nandland/UART Issues
o_TX_Done pulses for 2 clock cycles, should just be 1
Closed
2 years ago