theta.yang (my-yangj)

my-yangj

Geek Repo

Location:shanghai

Github PK Tool:Github PK Tool

theta.yang's repositories

2019-snakemake-cli

Snakemake workflows as command line utilities

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:ScalaLicense:Apache-2.0Stargazers:0Issues:0Issues:0

cloud-hypervisor

A rust-vmm based cloud hypervisor

Language:RustLicense:Apache-2.0Stargazers:0Issues:0Issues:0

constellation

A Chisel RTL generator for network-on-chip interconnects

Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

corundum

Open source, high performance, FPGA-based NIC

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

dromajo

RISC-V RV64GC emulator designed for RTL co-simulation

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

dynaconf

Configuration Management for Python ⚙

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

firesim

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

freeipa-cloud-prov

FreeIPA in Docker on CoreOS on DigitalOcean provisioner

Language:PythonStargazers:0Issues:0Issues:0

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

flux-compose

A Flux cluster running in docker compose! 😎️

License:Apache-2.0Stargazers:0Issues:0Issues:0

greta-oto

An open source GNSS receiver

Stargazers:0Issues:0Issues:0

logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

logik

h/w dev-ops

Language:ShellLicense:CC0-1.0Stargazers:0Issues:0Issues:0

mini-arm-os

Build a minimal multi-tasking OS kernel for ARM from scratch

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:ShellLicense:CC0-1.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

opae-xilinx

OPAE porting to Xilinx FPGA devices.

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

openc910

OpenXuantie - OpenC910 Core

License:Apache-2.0Stargazers:0Issues:0Issues:0

OpenFPGA

An Open-source FPGA IP Generator

License:MITStargazers:0Issues:0Issues:0

OpenTimer

A High-performance Timing Analysis Tool for VLSI Systems

License:NOASSERTIONStargazers:0Issues:0Issues:0

opentitan

OpenTitan: Open source silicon root of trust

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

riscv-boom

SonicBOOM: The Berkeley Out-of-Order Machine

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

riscv-dv

Random instruction generator for RISC-V processor verification

License:Apache-2.0Stargazers:0Issues:0Issues:0

uvmc

Connecting SystemC with SystemVerilog

Language:C++Stargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0