Mehdi Saligane (msaligane)

msaligane

Geek Repo

Github PK Tool:Github PK Tool


Organizations
idea-fasoc
ReaLLMASIC

Mehdi Saligane's repositories

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:23Issues:3Issues:0

Big-DoE-OpenROAD

Framework to launch massive number of synthesis and apr runs and collect data out of the log files. The data can be then used for modeling (ML, etc..)

Language:Jupyter NotebookLicense:BSD-3-ClauseStargazers:6Issues:2Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:6Issues:0Issues:0

sky130

sky130 platform for openroad

Language:CoqLicense:BSD-3-ClauseStargazers:4Issues:0Issues:0

OpenFASOC

Fully Open Source FASOC generators built on top of open-source EDA tools

Language:PythonLicense:Apache-2.0Stargazers:2Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

OpenROAD-flow

OpenROAD's top level repo pointing to stable tool versions, sample designs, and an example flow

Language:TclLicense:NOASSERTIONStargazers:1Issues:0Issues:0

skywater-pdk-sky130-raw-data

Raw data collected about the SKY130 process technology.

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:1Issues:0Issues:0

sscs-ose-code-a-chip.github.io

IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:1Issues:0Issues:0
Stargazers:0Issues:0Issues:0

faq

Frequently asked questions about the Tusky Mastodon client

Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:JavaScriptStargazers:0Issues:0Issues:0

openfasoc-tapeouts

Tapeouts done using OpenFASOC

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0

openfasoc_cryo_teststructures

https://caravel-user-project.readthedocs.io

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

runner

The Runner for GitHub Actions :rocket:

Language:C#License:MITStargazers:0Issues:0Issues:0

skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

tsc

CHIPS Alliance Technical Steering Committee

License:Apache-2.0Stargazers:0Issues:0Issues:0

uccross.github.io

CROSS Repositories Web Site

License:MITStargazers:0Issues:0Issues:0

wg-analog

CHIPS Alliance Analog Working Group

Language:SassLicense:MITStargazers:0Issues:0Issues:0