Marco Hartmann (mhrtmnn)

mhrtmnn

Geek Repo

Location:Hamburg, Germany

Github PK Tool:Github PK Tool

Marco Hartmann's repositories

BSpartan

Collection of projects using Verilog and Bluespec on the Spartan Edge Accelerator FPGA Board

Language:BluespecStargazers:2Issues:2Issues:0

pycflow2dot

Layout C call graphs from cflow using GraphViz dot

Language:PythonLicense:GPL-3.0Stargazers:2Issues:0Issues:0

bsc

Bluespec Compiler (BSC)

Language:BluespecLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:PythonLicense:MITStargazers:0Issues:0Issues:0
Language:MATLABStargazers:0Issues:0Issues:0
Language:GoStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:1Issues:0

tapasco

The Task Parallel System Composer (TaPaSCo)

Language:VerilogLicense:LGPL-3.0Stargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:1Issues:0

litex-boards

LiteX boards files

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0
Language:BluespecStargazers:0Issues:0Issues:0

openssl

TLS/SSL and crypto library

Language:CLicense:Apache-2.0Stargazers:0Issues:0Issues:0

openwrt

This repository is a mirror of https://git.openwrt.org/openwrt/openwrt.git It is for reference only and is not active for check-ins or for reporting issues. We will continue to accept Pull Requests here. They will be merged via staging trees then into openwrt.git. All issues should be reported at: https://bugs.openwrt.org

License:GPL-2.0Stargazers:0Issues:0Issues:0
Language:AssemblyStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

Vitis_with_100Gbps_TCP-IP

100 Gbps TCP/IP stack for Vitis shells

Language:C++Stargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0