Meinhard Kissich (meiniKi)

meiniKi

Geek Repo

Location:Graz, Austria

Home Page:https://meinhard-kissich.at/

Github PK Tool:Github PK Tool

Meinhard Kissich's repositories

FazyRV

A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.

Language:SystemVerilogStargazers:60Issues:7Issues:0

logIP

Logic Analyzer IP Core

Language:SystemVerilogLicense:GPL-3.0Stargazers:5Issues:5Issues:0

Nokia_5110_Design_Clock

[WIP] A little project using a Nokia 5110 display and an Arduino Nano + DS3231 RTC to build a neat clock.

Language:ArduinoStargazers:2Issues:0Issues:0

smsbox

This fun project receives text messages (sms) and prints them via the thermal printer

Language:ArduinoStargazers:2Issues:1Issues:0

RV32I_SC_Logisim

A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.

Language:VerilogLicense:MITStargazers:1Issues:0Issues:0

tt03-another-piece-of-pi

Tiny Tapeout 03: Another Piece of Pi

Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

atmega-xmega-soft-core

Mega/Xmega soft core RTL design.

Language:VerilogLicense:GPL-2.0Stargazers:0Issues:1Issues:0
Language:ShellStargazers:0Issues:0Issues:0

edalize

An abstraction library for interfacing EDA tools

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

embench-iot

The main Embench repository

Language:CLicense:GPL-3.0Stargazers:0Issues:1Issues:0
Language:PythonLicense:MITStargazers:0Issues:0Issues:0
Language:C++Stargazers:0Issues:2Issues:0

KostalPikoPy

A package for working with a Piko Inverter from Kostal

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

MAX7219_dotMatrixDisplay

an c++ Arduino library to drive a string of MAX7219 dot matrix displays

Language:C++Stargazers:0Issues:0Issues:0
Language:AssemblyStargazers:0Issues:0Issues:0

fusesoc

Package manager and build abstraction tool for FPGA/ASIC development

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

JSON.sv

SystemVerilog package for reading, manipulating, and writing JSON-formatted data

License:NOASSERTIONStargazers:0Issues:0Issues:0

nextpnr

nextpnr portable FPGA place and route tool

License:ISCStargazers:0Issues:0Issues:0
License:ISCStargazers:0Issues:0Issues:0
Language:VerilogLicense:ISCStargazers:0Issues:0Issues:0

sock.sv

A simple TCP socket library for system verilog. Using the system verilog DPI, allows the user to read / write lines from a TCP socket connection.

License:MITStargazers:0Issues:0Issues:0

tinybricks

Bootsector bricks game

Language:AssemblyStargazers:0Issues:3Issues:0

tt05-submission-template

Submission template for Tiny Tapeout 05

Language:TclLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

vcd

VCD file (Value Change Dump) command line viewer

Language:CLicense:MITStargazers:0Issues:1Issues:0