meck / vhdl_formal

Tinkering with formal verifcation using PSL and VHDL

VHDL PSL Experiments

Tinkering with PSL and formal verification.

Uses:

• GHDL
• Yosys
• SymbiYosys
• ghdl-yosys-plugin
• nix