mariogazziro's repositories

mandelbrot

integer NES 6502 mandelbrot fractal generator on PPU

Language:AssemblyLicense:GPL-3.0Stargazers:1Issues:1Issues:0

6502

Simple 6502 implementation

Language:CLicense:UnlicenseStargazers:0Issues:0Issues:0

8bitworkshop

web-based IDE for 8-bit programming and Verilog development

License:GPL-3.0Stargazers:0Issues:0Issues:0

baby8

a tiny 8 bit processor to help with i/o while taking up as few FPGA resources as possible

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:1Issues:0

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

Digital

A digital logic designer and circuit simulator.

License:GPL-3.0Stargazers:0Issues:0Issues:0

egg

Emulador GenƩrico do Gabriel

License:MITStargazers:0Issues:0Issues:0

gradius_theme_for_8bitworkshop

gradius theme song from zophar.net ready to simulate in 8 bitworkshop using famitone2

Language:AssemblyLicense:GPL-3.0Stargazers:0Issues:1Issues:0
Stargazers:0Issues:0Issues:0

Machine-Learning-for-Biomedical

This repository hosts various projects focusing on applying machine learning techniques to biomedical data. Each sub-directory contains a different project, and below, you will find a brief explanation for each.

Stargazers:0Issues:0Issues:0

Minimal-UART-CPU-System

TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at 3.6864MHz clock speed

Language:PythonStargazers:0Issues:0Issues:0

MiSTeryNano

Atari STE MiSTery core for the Tang Nano 20k FPGA

Stargazers:0Issues:0Issues:0

nestang

NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards

License:GPL-3.0Stargazers:0Issues:0Issues:0

nuitrack-sdk

Nuitrackā„¢ is a 3D tracking middleware developed by 3DiVi Inc.

Language:C++Stargazers:0Issues:0Issues:0

OnlyNandYosysSynth

Yosys Synthesis using only Nand Gates

Language:VerilogStargazers:0Issues:0Issues:0

OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

phoenix-fs

phoenix file system lib

License:AGPL-3.0Stargazers:0Issues:0Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

License:ISCStargazers:0Issues:0Issues:0

pong-fpga

a simple example of a pure hardware implementation of the Pong videogame for FPGAs

License:MITStargazers:0Issues:0Issues:0

pvsneslib

PVSnesLib : A small, open and free development kit for the Nintendo SNES

Language:CLicense:MITStargazers:0Issues:0Issues:0

raybox-zero

Minimal implementation of Raybox HDL ray caster concept

Language:VerilogStargazers:0Issues:0Issues:0

reconhecimento_de_voz

plataforma de reconhecimento de voz com exemplo de caso de uso

Language:MATLABStargazers:0Issues:1Issues:0

riscv-simple

Computer architecture learning environment using FPGAs

Language:AssemblyLicense:NOASSERTIONStargazers:0Issues:0Issues:0

snestang

Super Nintendo Entertainment System for Tang FPGA boards

License:GPL-3.0Stargazers:0Issues:0Issues:0

SoftCoreCompare

compares various RISC-V and other small soft cores in terms of resources used in various FPGAs

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

SuperSUInstaller

SuperSU installer for Smartwatches based on Unisoc/Spreadtrum SP9820E SoC

Language:KotlinStargazers:0Issues:0Issues:0

tangnano9k-series-examples

Examples for the Lushay Labs tang nano 9k series

Language:GLSLStargazers:0Issues:0Issues:0
Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0