marcov / fpga-io

Verilog design of a USB-to{3wire, I/O, I2C and other} for the Xilinx Spartan 3A FPGA

Geek Repo

Github PK Tool