Manx's repositories

axis_skid_buffer

AXI Stream Skid Buffer

Language:SystemVerilogStargazers:2Issues:1Issues:0

8b10b

8b10b encoder/decoder

Language:ScilabLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

8b10b_Encoder_Decoder

http://asics.chuckbenz.com/#My_open_source_8b10b_encoderdecoder

Language:VerilogStargazers:0Issues:0Issues:0

apb

APB Logic

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
License:MITStargazers:0Issues:0Issues:0

axis_register_slice

Based on ADI axi register slice

Language:VerilogStargazers:0Issues:0Issues:0

common_cells

Common SystemVerilog components

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

common_verification

SystemVerilog modules and classes commonly used for verification

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

core-v-verif

Functional verification project for the CORE-V family of RISC-V cores.

Language:AssemblyLicense:NOASSERTIONStargazers:0Issues:0Issues:0

corundum

Open source FPGA-based NIC and platform for in-network compute

License:NOASSERTIONStargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

FPGA-HDMI

FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

hdmi

Send video/audio over HDMI on an FPGA

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

i3c_avip

Verification IP project for I3C protocol

Stargazers:0Issues:0Issues:0

open-hardware

Verilog library for ASIC and FPGA designers

License:MITStargazers:0Issues:0Issues:0

pcievhost

PCIe (1.0a to 2.0) Virtual host model for verilog

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0

serial_link

A simple, scalable, source-synchronous, all-digital DDR link

License:NOASSERTIONStargazers:0Issues:0Issues:0

tinyusb

An open source cross-platform USB stack for embedded system

Language:CLicense:MITStargazers:0Issues:0Issues:0

usbModel

USB virtual model in C++ for Verilog

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

uvm_book_examples

A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition Book examples

Language:SystemVerilogStargazers:0Issues:1Issues:0

verilog-axis

Verilog AXI stream components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-i2c

Verilog I2C interface for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-pcie

Verilog PCI express components

License:MITStargazers:0Issues:0Issues:0

vproc

Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments

Language:CLicense:GPL-3.0Stargazers:0Issues:0Issues:0