lydon42 / MyFirstM2M

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

MiSTer2MEGA65

MiSTer2MEGA65 is a framework to simplify porting MiSTer cores to the MEGA65.

Title Image

Learn more by watching this YouTube video and get started by reading the MiSTer2MEGA65 Wiki.

TL;DR

  1. Scroll up and press the "Use this template" button to start a new MiSTer2MEGA65 project. Then fork the MiSTer core you want to port and make it a Git submodule of your newly created project.

  2. Wrap the MiSTer core inside CORE/vhdl/main.vhd while adjusting the clocks in CORE/vhdl/clk.vhd. Provide RAMs, ROMs and other devices in CORE/vhdl/mega65.vhd and wire everything correctly.

  3. Configure your core's behavior, including how the start screen looks like, what ROMs should be loaded (and where to), the abilities of the Help menu and more in CORE/vhdl/config.vhd and in CORE/vhdl/globals.vhd.

DONE your core is ported to MEGA65! :-)

Obviously, this is a shameless exaggeration of how easy it is to work with MiSTer2MEGA65, but you get the gist of it.

Getting started, detailed documentation and support

  • Please visit our official MiSTer2MEGA65 Wiki. It contains everything you ever wanted to know about M2M, including a "Getting Started" tutorial and a step-by-step guide to port a MiSTer core. You might whant to start your journey here and then follow the reading track that is pointed out in the respective chapters.

  • Post a question in our Discussion Forum.

Progress

CAUTION: RIGHT NOW THIS STILL IS A WORK-IN-PROGRESS VERSION.

Yet, there is already one successful project live and up and running that is based on this version of the M2M framework: The C64 for MEGA65.

M2M is not officially released at this moment:

It is somewhere between an Alpha and a Beta version. We try to keep the M2M architecture as stable as possible from now on so that you can rely on it and start porting MiSTer cores.

About

License:GNU General Public License v3.0


Languages

Language:VHDL 53.4%Language:Assembly 36.8%Language:C 5.5%Language:SystemVerilog 2.1%Language:Verilog 1.4%Language:Makefile 0.5%Language:Python 0.3%Language:Shell 0.1%Language:Tcl 0.0%