lqu-001's repositories

FedDQ

FedDQ: Communication-Efficient Federated Learning with Descending Quantization

Language:PythonStargazers:3Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:1Issues:0

pipeline-mips-verilog

A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall

Language:VerilogStargazers:0Issues:0Issues:0