lkmidas / Simple-door-lock-using-Verilog-HDL

A simulation of a 3-digit password lock on FPGA using Verilog HDL.

Geek Repo

Github PK Tool