bjuteer (liumengbjut)

liumengbjut

Geek Repo

Company:BJUT

Location:BJ

Github PK Tool:Github PK Tool

bjuteer's repositories

Clock-Network-Designer

一种可自动综合且可多扇出配置的均衡型时钟树的设计优化方法

Language:C++Stargazers:6Issues:2Issues:0
Language:JavaScriptLicense:MITStargazers:3Issues:2Issues:0

AMF-Placer

AMF-Placer: An open-source analytical mixed-size FPGA placer

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

Atalanta

Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.

Language:VerilogStargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0

DREAMPlaceFPGA

An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit

Language:C++License:BSD-3-ClauseStargazers:0Issues:0Issues:0

open-src-cvc

Mirror of tachyon-da cvc Verilog simulator

Language:CStargazers:0Issues:0Issues:0

opentitan

OpenTitan: Open source silicon root of trust

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Stargazers:0Issues:1Issues:0
Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0