Giters
linmh0130
/
SPI_Slave_Model
A SPI slave model for FPGA in Verilog HDL.
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
3
Watchers:
3
Issues:
1
Forks:
2
SPI_Slave_Model
A SPI slave model for FPGA in Verilog HDL.
About
A SPI slave model for FPGA in Verilog HDL.
Languages
Language:
Verilog
100.0%