Lucas Russo (lerwys)

lerwys

Geek Repo

Company:LBNL, Lawrence Berkeley National Laboratory

Location:Berkeley, CA, USA

Github PK Tool:Github PK Tool


Organizations
lnls-dig

Lucas Russo's repositories

cheby

Cheby fork of original project in https://gitlab.cern.ch/cohtdrivers/cheby.git

Language:VHDLStargazers:1Issues:3Issues:0

docker-iverilog

Icarus Verilog in a container

Language:DockerfileStargazers:1Issues:3Issues:0

Installation_instructions

Installation_instructions

Language:PerlLicense:NOASSERTIONStargazers:1Issues:6Issues:1

concordic

Configurable CORDIC core in pure VHDL, no external toolsor code needed.

Language:VHDLLicense:GPL-3.0Stargazers:0Issues:0Issues:0

configure

APS BCDA synApps module: configure

Language:PerlLicense:NOASSERTIONStargazers:0Issues:3Issues:0

czmq

High-level C binding for ØMQ

Language:CLicense:MPL-2.0Stargazers:0Issues:3Issues:0

debian-debootstrap

:earth_africa: `debian-debootstrap` Docker image for multiple architectures

Language:ShellLicense:MITStargazers:0Issues:3Issues:0

docker-centos7

Docker image for Centos7 with additional packages

Language:ShellStargazers:0Issues:3Issues:0

docker-debian-nfs-image

Debian rootfs for NFS boot

Stargazers:0Issues:3Issues:0

docker-litex

Litex in a container

Language:DockerfileStargazers:0Issues:3Issues:0

docker-litex-env

Litex environment in a container

Language:DockerfileStargazers:0Issues:0Issues:0

docker-lnls-development

Base docker image for LNLS developments

Stargazers:0Issues:3Issues:0

docker-simioc

Docker for simioc IOC example project

Stargazers:0Issues:3Issues:0

dsp-cores

Repository containing the DSP for BPM position measurement

Language:VHDLLicense:LGPL-3.0Stargazers:0Issues:3Issues:0

fpga-flow

Demo project using automated FPGA tools

Language:VerilogLicense:LGPL-3.0Stargazers:0Issues:3Issues:0

fpga_pcie_driver

Driver and libraries for FPGA PCIe firmware used by PERG team and available on OHWR.

Language:CStargazers:0Issues:3Issues:0

fusesoc

FuseSoC is a package manager and a set of build tools for FPGA/ASIC development

Language:PythonLicense:GPL-3.0Stargazers:0Issues:3Issues:0

general-cores

general-cores

Language:VerilogStargazers:0Issues:3Issues:0

hdlparse

Simple parser for extracting VHDL documentation

Language:PythonLicense:MITStargazers:0Issues:3Issues:0

lerwys.github.io

Github IO webpage

Language:CSSLicense:NOASSERTIONStargazers:0Issues:3Issues:0

libbsmp

Basic Small Messages Protocol Library

Language:CStargazers:0Issues:3Issues:0

majordomo

Majordomo Project

Language:CLicense:GPL-3.0Stargazers:0Issues:3Issues:0

malamute

The ZeroMQ Enterprise Messaging Broker

Language:CLicense:MPL-2.0Stargazers:0Issues:3Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogStargazers:0Issues:3Issues:0

repo-test

Repo test

Stargazers:0Issues:0Issues:0

rfc

ZeroMQ RFC project

Language:CStargazers:0Issues:3Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:3Issues:0

simioc

A single EPICS ioc, simulating 6 motors and 1 AD simDetector

Language:BatchfileStargazers:0Issues:3Issues:0

zproject

CLASS Project Generator

Language:PythonLicense:MPL-2.0Stargazers:0Issues:3Issues:0