read performs 2 access cycles

[Iztok Jeras]

I tested this code on a FPGA board and observed 2 access cycles on the system bus.
The two access cycles are very close one after another, from which i would deduce, they are executed by the same C code.
If the two accesses were requested by separate lines of Python code, I would expect to see a longer pause between the two.