kubouch / tce

TTA-Based Co-Design Environment (TCE) - Open ASIP tools

Home Page:http://openasip.org

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

TTA-Based Co-Design Environment

TTA-based Co-Design Environment (TCE) is an open application-specific instruction-set processor (ASIP) toolset for design and programming of customized co-processors (typically programmable accelerators). It is based on the energy efficient Transport Triggered Architecture (TTA) processor template.

The toolset provides a complete retargetable co-design flow from high-level language programs down to FPGA/ASIC synthesizable processor RTL (VHDL and Verilog generation supported) and parallel program binaries.

Processor customization points include the register files, function units, supported operations, and the interconnection network.

TCE has been developed by several researchers (and research assistants) of Tampere University (Finland) and various other international contributors since the early 2003.

Links:

About

TTA-Based Co-Design Environment (TCE) - Open ASIP tools

http://openasip.org


Languages

Language:C 40.9%Language:C++ 32.2%Language:Makefile 8.8%Language:VHDL 6.1%Language:Assembly 2.4%Language:Python 2.4%Language:HTML 2.4%Language:Shell 1.5%Language:TeX 1.4%Language:M4 1.0%Language:LLVM 0.4%Language:Perl 0.2%Language:Roff 0.1%Language:PHP 0.1%Language:Verilog 0.1%Language:Emacs Lisp 0.1%Language:Hack 0.0%Language:RPC 0.0%Language:SystemVerilog 0.0%Language:Scala 0.0%Language:Yacc 0.0%Language:Mathematica 0.0%Language:Objective-C 0.0%Language:GDB 0.0%Language:Awk 0.0%Language:CSS 0.0%Language:DIGITAL Command Language 0.0%