kraziant's repositories

altium_js

altium.js - Altium SchDoc parser and renderer, in the browser.

Language:JavaScriptLicense:MITStargazers:1Issues:0Issues:0

Altium-Schematic-Parser

Converts Altium .SchDoc files into json

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

AltiumLibrary

Component's library for Altium Designer

Stargazers:0Issues:0Issues:0

bfp

Beyond Floating Point - Posit C/C++ implementation

Language:C++License:MITStargazers:0Issues:0Issues:0

chisel-bootcamp

Generator Bootcamp Material: Learn Chisel the Right Way

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0

cJSON

Ultralightweight JSON parser in ANSI C

Language:CLicense:MITStargazers:0Issues:1Issues:0

cweb

Simple and Fast Web Framework for C lang

Language:CStargazers:0Issues:1Issues:0

dtmf

This is a collection of useful infos for DTMF .

Language:CStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

elcus-1553-usb-linux-driver

Elcus 1553 usb card linux driver

Language:CStargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:1Issues:0

mips32r1_soc_nano

A MIPS32 System-on-Chip for the DE0-Nano FPGA

Language:VerilogStargazers:0Issues:2Issues:0

mjson

C/C++ JSON parser, emitter, JSON-RPC engine for embedded systems

Language:CLicense:MITStargazers:0Issues:0Issues:0

mor1kx

mor1kx - an OpenRISC 1000 processor IP core

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

newlib

newlib OpenRISC development

Language:CLicense:GPL-2.0Stargazers:0Issues:1Issues:0

omgopasscc

single header cpp version of omgopass

Language:C++License:MITStargazers:0Issues:1Issues:0

or1k-gcc

GCC port for OpenRISC 1000

Language:CLicense:GPL-2.0Stargazers:0Issues:2Issues:0

orpsoc-cores

Core description files for FuseSoC

Language:VerilogStargazers:0Issues:1Issues:0

pcounter

Verilog version of https://github.com/freecores/pcounter

Language:VerilogStargazers:0Issues:1Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogStargazers:0Issues:1Issues:0

riscv

RISC-V CPU Core (RV32IM)

Language:VerilogLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

riscv_vhdl

VHDL implementation of the RISC-V System-on-Chip based on bare "Rocket Chip".

Language:VerilogLicense:BSD-2-ClauseStargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0

Serial

Serial Port Lib for Windows

Language:C++Stargazers:0Issues:0Issues:0

SimpleJSON

SimpleJSON is a simple JSON library written in C++. It is designed to be simple to use and be cross platform.

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:C++License:MITStargazers:0Issues:0Issues:0

timercpp

Javascript like setTimeout and setInterval for c++ developers

Language:C++License:MITStargazers:0Issues:0Issues:0

tutorials

OpenRISC Tutorials

Language:MakefileStargazers:0Issues:1Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

License:MITStargazers:0Issues:0Issues:0

Win2DChartSample

A sample chart rendered with Win2D in a XAML app to demonstrate high data point count/high frequency update graph rendering

Language:C#License:MITStargazers:0Issues:0Issues:0