Kirill Lyubavin's repositories
soc_programming
Lab. course "Development of a SoC with programming architecture"
YetAnotherUART
Yet Another UART
syntacore_scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Language:SystemVerilogNOASSERTION000