No's repositories

verilog-testbench

auto generate verilog testbench file

Language:Vim ScriptStargazers:8Issues:4Issues:2

sata_controller

try write sata controller

Language:VerilogStargazers:6Issues:2Issues:0
Language:C++Stargazers:2Issues:2Issues:0

vimrc

vim configuration

Language:Vim ScriptStargazers:2Issues:2Issues:1

workTools

将常用工具集合到一起

Language:PythonStargazers:1Issues:2Issues:0
Language:PowerShellStargazers:0Issues:1Issues:0

c_hashmap

A simple string hashmap in C

Language:CStargazers:0Issues:1Issues:0

circuits

Using the sympy library in python, complete the exercises in the fifth edition of <<Fundamentals of Electric Circuits>>

Language:Jupyter NotebookStargazers:0Issues:1Issues:0

csapp_practical

Do it when you have time

Stargazers:0Issues:2Issues:0

DesignPatterns

趣味设计模式,小朋友也能学得会!

Language:C++License:MITStargazers:0Issues:1Issues:0
Language:CStargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:2Issues:0

FreeRTOSDemo

Learning RTOS concept with Ubuntu

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0
Language:RubyStargazers:0Issues:2Issues:0
Language:C++Stargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:2Issues:0

misc_mine

vim plugin

Language:Vim ScriptStargazers:0Issues:2Issues:0

MultiTimer

Software timers extend module for embedded

Language:CLicense:MITStargazers:0Issues:1Issues:0
Language:CStargazers:0Issues:2Issues:0

opencv_tutorial

opencv tutorial for cpp

Language:C++Stargazers:0Issues:3Issues:0

os-tutorial

How to create an OS from scratch

Language:CLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0
Stargazers:0Issues:2Issues:0

Qt5Dev-Examples

[Qt5开发及实例(第3版)][陆文周][程序源代码]

Language:C++Stargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:2Issues:0

qt_tools

Eg. serial, tcp, udp and so on

Language:C++Stargazers:0Issues:2Issues:0
Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:2Issues:0
Language:C++Stargazers:0Issues:2Issues:0

xilinx_axidma

A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.

Language:CLicense:MITStargazers:0Issues:0Issues:0