kamat900's repositories

puf-1

Hardware PUF FPGA implementation

Language:VerilogStargazers:4Issues:0Issues:0
Language:TclStargazers:0Issues:0Issues:0

aggregate-1

An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T

Language:ANTLRLicense:GPL-3.0Stargazers:0Issues:0Issues:0

SDSoC-by-simple-examples

This is a set of simple C code examples aiming to highlight the basic SDSoC features of automatic hw acceleration of C functions

Stargazers:0Issues:0Issues:0

openusbfxs

Automatically exported from code.google.com/p/openusbfxs

Language:CStargazers:0Issues:0Issues:0

FPGA_PCIe_drivers

FPGA_PCIe_drivers

Language:C++Stargazers:0Issues:0Issues:0

HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver

Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.

Language:VHDLStargazers:0Issues:0Issues:0

Designing-a-Custom-AXI-Master-using-BFMs

A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models

Language:VHDLStargazers:0Issues:0Issues:0

Designing-a-Custom-AXI-Slave-Peripheral

A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools

Language:VHDLStargazers:0Issues:0Issues:0

rautanoppa

Hardware random number generator for FPGAs

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

daisho

SuperSpeed USB 3.0 FPGA platform

Language:VerilogStargazers:0Issues:0Issues:0

tdc-core

A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs

Language:VHDLStargazers:0Issues:0Issues:0
Language:VHDLLicense:BSD-2-ClauseStargazers:0Issues:0Issues:0

securePUF

An implementation of Lightweight Secure Physically Unclonable Function.

Language:VerilogLicense:GPL-2.0Stargazers:0Issues:0Issues:0

ahb_system_generator

ahb system generator

Language:VHDLStargazers:0Issues:0Issues:0

cypress-fx3-sdk-linux

Cypress FX3 SDK v1.3.1 configured to build from the firmware sources. Eclipse integration of device flashing also included.

Language:HTMLStargazers:0Issues:0Issues:0

zc706-usb-link

Example project that uses the USB 2.0 ULPI transceiver of the ZC706 for communication with a PC

Language:CStargazers:0Issues:0Issues:0

SIRC_HW

Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 and virtex 6 ML605 devices inside folders. This project has separate works which are made to work with both actual hardware PUF and software PUF. PUF - Physically Unclonable Function.

Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0