k160438 / pipelined_cpu

disgusting project

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

pipelined_cpu

disgusting project

use FPGA DE1-SoC to simulate

Quartus II 13.1

About

disgusting project


Languages

Language:Verilog 84.4%Language:HTML 14.7%Language:Mathematica 0.8%Language:Standard ML 0.1%