jstr045329 / py-to-hdl

Define a graph using Python, and it will be converted to VHDL or Verilog.

This repository is not active

Define a graph using Python, and it will be converted to VHDL or Verilog.

Language:Python 93.7%Language:VHDL 6.3%