jonsonxp's repositories

sea_azpr

An AZPR SoC implementation on SEA FPGA Board.

Language:VerilogLicense:NOASSERTIONStargazers:7Issues:1Issues:0

ip-kvsorter

A merge sorter IP based on hCODE 2.0 platform, which is implemented with Vivado HLS.

Language:CLicense:NOASSERTIONStargazers:1Issues:0Issues:0

blaze

Blaze runtime system that support efficient accelerator integration for big data.

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:RubyLicense:NOASSERTIONStargazers:0Issues:0Issues:0

HLx_Examples

Open Source HLx Examples

Language:MatlabLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

ip-aes128

A 128bit AES encryptor IP.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

ip-loopback

ip-loopback-32bit is a simple circuit which reads input data, adds a value from memory port, and writes back to output port. It use Vivado_HLS for the high-level synthesis.

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

ip-mergesorter

A merge sorter IP that can generate specified depth and data-width mergesorter tree with ap_fifo interface implemented in Vivado HLS

Language:JavaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

ip-mergesorter-32bit

ip-mergesorter-32bit is an hardware merge sorter IP. It use Vivado_HLS for the high-level synthesis. It can generate verilog codes of a merge sorter tree of any given size.

Language:JavaLicense:NOASSERTIONStargazers:0Issues:0Issues:0
License:BSD-3-ClauseStargazers:0Issues:0Issues:0

shell-kc705-xillybus-ap_fifo128

A hCODE shell for KC705 board based on xillybus-eval-kintex7-2.0c PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-ku3-xillybus-ap_fifo128

A hCODE shell for ADM-PCIE-KU3 board based on xillybus-eval-kintexultrascale-2.0c PCIe module.

Language:VHDLStargazers:0Issues:0Issues:0

shell-vc707-riffa2-ap_fifo128

A hCODE shell based on RIFFA2.2.1 (VC707_Gen2x8If128) PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-riffa2-ap_fifo32

A hCODE shell based on RIFFA2.2.1 (VC707_Gen2x8If128) PCIe module.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo128

A hCODE shell based on xillybus-eval-vertex7-1.2c PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo128-2ch

A hCODE shell with 2 communication channels based on xillybus-eval-vertex7-1.2c PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo128-3ch

A hCODE shell with 3 communication channels based on xillybus-eval-vertex7-1.2c PCIe module.

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo128-4ch

A hCODE shell with 4 communication channels based on xillybus-eval-vertex7-1.2c PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo128-pr-4ch

A hCODE shell based on xillybus-eval-vertex7-1.2c PCIe module. This shell provides 4 partial reconfigurable regions.

Language:VerilogStargazers:0Issues:0Issues:0

shell-vc707-xillybus-ap_fifo32

A hCODE shell based on xillybus-eval-vertex7-1.2c PCIe module.

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

shell-zedboard-xillybus-ap_fifo32

An hCODE shell based on xillinux-eval-zedboard-1.3c module.

Language:VerilogStargazers:0Issues:0Issues:0

shell-zybo-xillybus-ap_fifo32

A hCODE shell based on xillinux-eval-zybo-1.3c module.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

Specs

The hCODE Master Repo http://arch.cs.kumamoto-u.ac.jp/hcode

Language:RubyStargazers:0Issues:0Issues:0

Vivado-KMeans

Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0