jmbedin's repositories
Language:PythonApache-2.0000
CAD
This is a simple version of an Logical Synt tool to ASIC design and netlist optimized generation
Language:C++000
This is a simple version of an Logical Synt tool to ASIC design and netlist optimized generation