Jerry Huang's repositories

Real-Time-Video-Super-Resolution-Application-on-VCK5000

Use vitis-ai to optimize ESPCN and deploy it

Language:PythonLicense:Apache-2.0Stargazers:3Issues:0Issues:0

pcie-loopback

The demo project includes xilinx PCI-E DMA and MAC is a loopback system for Xilinx device.

Language:VerilogStargazers:2Issues:0Issues:0

LoG-UTE-RAISR-Doc

This repository is doc for the 6th CCIC of Jingjia Micro Competition

Language:HTMLStargazers:1Issues:0Issues:0

Rational-Fracta-Interpolation

Single-Image Super-Resolution Based on Rational Fractal Interpolation with C++

Language:C++Stargazers:1Issues:0Issues:0
Language:HTMLStargazers:1Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0

Bsv-Tutorials

Main page

Language:Emacs LispLicense:MITStargazers:0Issues:0Issues:0
License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

dma_ip_drivers

Xilinx QDMA IP Drivers

Stargazers:0Issues:0Issues:0

Handwritten-Digit-Recognition

Handwritten Digit Recognition on MNIST Dataset

Language:PythonStargazers:0Issues:0Issues:0

Jalali-Lab-Implementation-of-RAISR

Implementation of RAISR (Rapid and Accurate Image Super Resolution) algorithm in Python 3.x by Jalali Laboratory at UCLA. The implementation presented here achieved performance results that are comparable to that presented in Google's research paper (with less than ± 0.1 dB in PSNR). Just-in-time (JIT) compilation employing JIT numba is used to speed up the Python code. A very parallelized Python code employing multi-processing capabilities is used to speed up the testing process. The code has been tested on GNU/Linux and Mac OS X 10.13.2 platforms.

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

qoi

The “Quite OK Image Format” for fast, lossless image compression

Stargazers:0Issues:0Issues:0

SpinalHDL

Scala based HDL

License:NOASSERTIONStargazers:0Issues:0Issues:0

SpinalTemplate

SpinalHDL Template Project with IDEA

Language:ScalaStargazers:0Issues:0Issues:0

SpinalWorkshop

Labs to learn SpinalHDL

Stargazers:0Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0