Homura (jingkaih)

jingkaih

Geek Repo

Company:USC

Location:Los Angeles, CA

Github PK Tool:Github PK Tool

Homura's repositories

FPGA-digit-recognition

This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit and hopefully display the correct guess.

Language:VerilogStargazers:6Issues:2Issues:0

74HC595-driver

First attempt on FPGA & verilog programming. A driver design for shift register chip 74HC595 implemented on Xilinx board.

Language:VerilogStargazers:2Issues:3Issues:0
Language:VerilogStargazers:1Issues:0Issues:0

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

DC-template

synopsys

Language:VerilogStargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:0Issues:0

EE599_SP2020_Final_Project

Final project showcase for USC EE599 course in Spring 2020

Stargazers:0Issues:1Issues:0
Language:JavaScriptStargazers:0Issues:0Issues:0

finn-examples

Dataflow QNN inference accelerator examples on FPGAs

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:1Issues:0

hw

RTL, Cmodel, and testbench for NVDLA

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:PythonStargazers:0Issues:0Issues:0

Neural-Networks-on-Silicon

This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning and computer architecture.

Stargazers:0Issues:1Issues:0

riscv-boom

SonicBOOM: The Berkeley Out-of-Order Machine

Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

Socket-Programming

EE450 Project

Language:C++Stargazers:0Issues:2Issues:0
Language:PythonStargazers:0Issues:2Issues:0

tensorrt_demos

TensorRT YOLOv4, YOLOv3, SSD, MTCNN, and GoogLeNet

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

TicTacToe-on-FPGA

TicTacToe game on FPGA. A vga screen and a matrix keypad are needed to implement.

Language:VerilogStargazers:0Issues:2Issues:0
Language:VHDLStargazers:0Issues:1Issues:0

yosys

Yosys Open SYnthesis Suite

Language:C++License:ISCStargazers:0Issues:1Issues:0