JIA Xun (jia1546)

jia1546

Geek Repo

Company:Shandong University, P.R. China

Location:Jinan, Shandong Province, P.R. China

Home Page:jia1546.is-programmer.com

Github PK Tool:Github PK Tool

JIA Xun's repositories

PageRank

PageRank on undirected and weighted graph

Language:JavaStargazers:15Issues:2Issues:0

content-extraction

extract text content from doc, docx, pdf, rtf, txt. and html files

Language:JavaStargazers:10Issues:5Issues:0

DFS

basic traversal algorithm in graph

Language:CStargazers:3Issues:3Issues:0

-pdf

编程电子书,电子书,编程书籍,包括C,C#,Docker,Elasticsearch,Git,Hadoop,HeadFirst,Java,Javascript,jvm,Kafka,Linux,Maven,MongoDB,MyBatis,MySQL,Netty,Nginx,Python,RabbitMQ,Redis,Scala,Solr,Spark,Spring,SpringBoot,SpringCloud,TCPIP,Tomcat,Zookeeper,人工智能,大数据类,并发编程,数据库类,数据挖掘,新面试题,架构设计,算法系列,计算机类,设计模式,软件测试,重构优化,等更多分类

Stargazers:1Issues:0Issues:0

BFS

basic traversal algorithm in graph

Language:CStargazers:1Issues:2Issues:0

dictionary

dictionary using hashtable

Stargazers:1Issues:0Issues:0

ghostleg

my dedicated project

XJTU-Tripler

This repository is the backup of XJTU-Tripler project, participating dac19 system design contest

Language:VHDLStargazers:1Issues:0Issues:0

AccDNN

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

algorithm_homework

homework for algorithm class in USTC

Stargazers:0Issues:2Issues:0

corundum

Open source, high performance, FPGA-based NIC

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

FBLAS

BLAS implementation for Intel FPGA

Language:C++License:BSD-3-ClauseStargazers:0Issues:1Issues:0

gemm_hls

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

Language:C++License:BSD-3-ClauseStargazers:0Issues:1Issues:0

GmSSL

支持国密SM2/SM3/SM4/SM9/ZUC/SSL的OpenSSL分支

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

jia1546

for github io

Stargazers:0Issues:2Issues:0
Language:HTMLLicense:MITStargazers:0Issues:0Issues:0

naive-bayes

java implementation of naive-bayes classification technique

Stargazers:0Issues:2Issues:0

NetFPGA-SUME-public

NetFPGA-SUME public repository

Stargazers:0Issues:0Issues:0

newDesign

implement a digital clock with Verilog HDL and Xilinx FPGA

Language:CStargazers:0Issues:2Issues:0

rocket-chip

Rocket Chip Generator

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:2Issues:0

scale-sim-v2

Repository to host and maintain scale-sim-v2 code

Language:PythonStargazers:0Issues:1Issues:0
Language:PythonLicense:NOASSERTIONStargazers:0Issues:1Issues:0

spooNN

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

Language:Jupyter NotebookLicense:AGPL-3.0Stargazers:0Issues:1Issues:0

TF2

An Open Source Deep Learning Inference Engine Based on FPGA

Language:C++License:Apache-2.0Stargazers:0Issues:1Issues:0