Jeremy Bennett (jeremybennett)

jeremybennett

Geek Repo

Company:Embecosm

Location:Lymington, UK

Home Page:www.embecosm.com

Github PK Tool:Github PK Tool


Organizations
embecosm
mageec
openrisc

Jeremy Bennett's repositories

Language:OpenSCADStargazers:11Issues:3Issues:0

ai-observatory

A living record of the state of AI/ML as it relates to electronic systems

Stargazers:0Issues:0Issues:0
Language:PythonLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

core-v-mcu

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

core-v-mcu-devkit

This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.

Language:HTMLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

core-v-sw

Main Repo for the OpenHW Group Software Task Group

License:EPL-2.0Stargazers:0Issues:0Issues:0

corev-binutils-gdb

Jeremy's fork of the CORE-V binutils-gdb repo

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0
License:GPL-2.0Stargazers:0Issues:0Issues:0

cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

dcEmb

dcEmb, the Embecosm Dynamic Causal Modelling library

License:NOASSERTIONStargazers:0Issues:0Issues:0

embdebug

The Embecosm generic debug server for GDB and LLDB

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

embench-iot

The main Embench repository

Language:MakefileLicense:GPL-3.0Stargazers:0Issues:0Issues:0

embench-meetings

A repository to hold a record of meetings and associated materials

Stargazers:0Issues:0Issues:0

force-riscv

Instruction Set Generator initially contributed by Futurewei

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

fossi-foundation.github.io

FOSSi Foundation Website

Language:HTMLStargazers:0Issues:0Issues:0

programs

Documentation for the OpenHW Group's set of CORE-V RISC-V cores

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-toolchain-conventions

Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains

License:CC-BY-4.0Stargazers:0Issues:0Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0

rise-rvv-tcg-qemu

Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.

License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

rise-rvv-tcg-qemu-tooling

A set of convenience scripts for building and benchmarking QEMU for RISC-V with RVV

License:GPL-3.0Stargazers:0Issues:0Issues:0
Language:RustLicense:NOASSERTIONStargazers:0Issues:0Issues:0

rvv-gcc-benchmarking

Assorted programs used to benchmark and analyze GCC with RISC-V Vector support

Language:CLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

sm4

Reference C implementation of the SM4 encryption algorithm

Language:CStargazers:0Issues:1Issues:0

woodwork

Various woodwork designs

Language:OpenSCADLicense:CC-BY-SA-4.0Stargazers:0Issues:1Issues:0

x-heep

Jeremy's fork of Davide's fork of the original repo

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0