Janos Murai's repositories

top_gen_ipxact

Top module generation for IP core based SoC design. Creating verilog from IP-XACT files.

Language:PythonStargazers:4Issues:2Issues:0

QAM

4QAM modulator

Language:VerilogStargazers:3Issues:4Issues:0
Language:CStargazers:0Issues:2Issues:0
Language:JavaStargazers:0Issues:4Issues:0
Language:CStargazers:0Issues:2Issues:0
Language:JavaStargazers:0Issues:2Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Stargazers:0Issues:0Issues:0

dem

Containerized Development Environment Manager for embedded development

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0

embeddedWS

WS tools for embedded systems

Language:CStargazers:0Issues:2Issues:0
Language:PythonLicense:GPL-3.0Stargazers:0Issues:1Issues:0

median_filter

Heterogeneous Computing Systems homework

Stargazers:0Issues:3Issues:0
Language:HTMLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

own_fusesoc-systems

Fusesoc system for the Logsys Spartan 6 board

Language:VerilogStargazers:0Issues:2Issues:0
Language:C++License:Apache-2.0Stargazers:0Issues:2Issues:0
Language:VerilogStargazers:0Issues:2Issues:0
Language:RustStargazers:0Issues:2Issues:0

stm32f407g_disc1_app

Test application crate for the stm32f407g discovery board.

Language:RustStargazers:0Issues:2Issues:0

svn_lock_check

Checks if the given file, whick is under svn version control, is unlocked. If yes an alert prompts up.

Language:PythonStargazers:0Issues:2Issues:0

top_gen_fusesoc

Top generation for FuseSoC

Language:PythonStargazers:0Issues:2Issues:0