JaeyongJang's repositories

Language:C++Stargazers:0Issues:0Issues:0

Atom

Atom: Low-bit Quantization for Efficient and Accurate LLM Serving

Language:CudaStargazers:0Issues:0Issues:0

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

common_cells

Common SystemVerilog components

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0

DeepLearningZeroToAll

TensorFlow Basic Tutorial Labs

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

hwpe-stream

IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

llvm-project

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

License:NOASSERTIONStargazers:0Issues:0Issues:0

ml-definitive-guide

《파이썬 머신러닝 완벽 가이드》 예제 코드

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

PyTorch

Deep Learning Zero to All - Pytorch

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

L2_tcdm_hybrid_interco

L2_tcdm_hybrid_interco

License:NOASSERTIONStargazers:0Issues:0Issues:0

lbd

lbd

Stargazers:0Issues:0Issues:0

Learn-LLVM-17

Learn LLVM 17, published by Packt

License:MITStargazers:0Issues:0Issues:0

pulp_soc

pulp_soc is the core building component of PULP based SoCs

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CudaStargazers:0Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-axis

Verilog AXI stream components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0