Giters
jamesstocktonj1
/
FPGA-FIR-Filter
D2 Lab where we implement a FIR filter on an FPGA.
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
0
Watchers:
1
Issues:
0
Forks:
0
This repository is not active
About
D2 Lab where we implement a FIR filter on an FPGA.
Languages
Language:
Verilog
82.8%
Language:
HTML
8.8%
Language:
SystemVerilog
7.5%
Language:
MATLAB
0.6%
Language:
Mathematica
0.2%
Language:
Standard ML
0.0%
Language:
Scheme
0.0%