j054n / dglog

Run Verilog/SystemVerilog testbench with Icarus Verilog and GTKWave support.

Home Page:https://github.com/j054n/dglog.git

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Icarus Verilog + GTKWave Runner for VSCode

Run Verilog/SystemVerilog testbench with Icarus Verilog and GTKWave support.

Requirements

The extension need Verilog and SystemVerilog filetypes registry in VSCode, the easy way is to install previously the extension mshr-h.veriloghdl from VS Code Marketplace or Open VSX Registry that includes HDL support for VS Code with Syntax Highlighting, Snippets, Linting, Formatting, etc.

Also it is necessary to install Icarus Verilog and GTKWave tools, and be sure that iverilog and gtkwave have beebn added to your environment PATH variable. If you need help, check out the installation guide for Windows and other OSes.

Usage

The extension adds in VSCode:

  • two buttons in the titlebar of any Verilog/SystemVerilog file:
    • Run testbench simulation
    • Stop simulation and clean build files
  • a status item positioned in the lower-right corner
  • console log output of commands and running testbench

Configuration settings

  • verilog.gtkwaveWatchGlob: GTKWave will be launched when a file relative to the build directory satisfy this glob (VCD files).
  • verilog.icarusCompileArguments: Arguments passed to Verilog compiler (see Icarus Verilog documentation).
  • verilog.icarusBuildDirectory: Build folder path relative to workspace root (recommended).
  • verilog.icarusPersistentBuild: True if build folder should not be cleared before each compilation.

License

The extension code is licensed under MIT.

Thanks

This extension began as a fork of Verilog Testbench Runner theonekevin.icarusext in order to include support for SystemVerilog files and automate GTKWave launch. Acknowledgments to Kevin Dai.

About

Run Verilog/SystemVerilog testbench with Icarus Verilog and GTKWave support.

https://github.com/j054n/dglog.git

License:MIT License


Languages

Language:TypeScript 67.6%Language:SystemVerilog 28.8%Language:Verilog 3.5%