Institute for Integrated Circuits, Johannes Kepler University Linz (iic-jku)

Institute for Integrated Circuits, Johannes Kepler University Linz

iic-jku

Geek Repo

The IIC provides expertise for all main steps in the design and realization of integrated circuits, embedded systems, as well as cyber-physical systems.

Location:Linz, Austria

Home Page:https://iic.jku.at/

Github PK Tool:Github PK Tool

Institute for Integrated Circuits, Johannes Kepler University Linz 's repositories

IIC-OSIC-TOOLS

IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.

Language:PythonLicense:Apache-2.0Stargazers:244Issues:7Issues:25

osic-multitool

JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.

Language:ShellLicense:Apache-2.0Stargazers:46Issues:7Issues:4

iic-audiodac-v1

Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.

Language:VerilogLicense:Apache-2.0Stargazers:31Issues:4Issues:0

SKY130_SAR-ADC1

Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license

Language:VerilogLicense:Apache-2.0Stargazers:30Issues:2Issues:0

Circuit-Designers-Etiquette

A set of rules and recommendations for analog and digital circuit designers.

License:Apache-2.0Stargazers:21Issues:0Issues:0

tt03-tempsensor

Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.

Language:RedLicense:Apache-2.0Stargazers:20Issues:1Issues:0

IIC-RALF

Reinforcement learning assisted analog layout design flow.

Language:PythonLicense:Apache-2.0Stargazers:5Issues:0Issues:0

SKY130-RTL-with-Custom-Standardcell-to-GDSII

Documentation for RTL-with-customcells to GDSII

Language:VerilogLicense:Apache-2.0Stargazers:5Issues:0Issues:0
Language:PLSQLLicense:Apache-2.0Stargazers:5Issues:0Issues:0

mpw8-submission

MPW-8 tapeout submission containing mixed-signal circuit blocks in SKY130

Language:VerilogLicense:Apache-2.0Stargazers:4Issues:3Issues:0

SKY130_PLL1

Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process

Language:VerilogStargazers:4Issues:0Issues:0

dd-quantum-measurements

Sample from Quantum Hamiltonians using decision diagrams

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:3Issues:3Issues:0

verilog-covered

mirror and fork of verilog code coverage tool from http://hg.code.sf.net/p/covered/code

Language:CLicense:GPL-2.0Stargazers:3Issues:0Issues:0

eda_docker

A Docker Container based one CentOS 7 to run commercial EDA applications, that require a legacy OS environment.

Language:ShellLicense:Apache-2.0Stargazers:2Issues:0Issues:0

jku-tt06-tdc-v1

TDC based on simple inverter chain

Language:VerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0

kvic_336007_ws22

Course material for 336.007 (Prof. Pretl) in WS22 at JKU

Language:VerilogStargazers:2Issues:1Issues:0

tt05-analog-test

Analog test macro (500kHz ring oscillator, 3-bit DAC) for TinyTapeout 05.

Language:TclLicense:Apache-2.0Stargazers:2Issues:1Issues:0

IHP-Open-PDK

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

Language:PythonLicense:Apache-2.0Stargazers:1Issues:0Issues:0

iic-circdia

A fork of Stefan Krause's circdia LaTeX package with modifications for Institute for Integrated Circuits, JKU.

Language:TeXStargazers:1Issues:1Issues:0

jku-templates-presentation-latex

LaTeX Beamer Theme for Johannes Kepler University Linz

Language:TeXLicense:MPL-2.0Stargazers:1Issues:0Issues:0

OpenVAF

An innovative Verilog-A compiler

Language:RustLicense:GPL-3.0Stargazers:1Issues:1Issues:0

skill-collection

Helpful Cadence Skill Scrips

License:Apache-2.0Stargazers:1Issues:0Issues:0

sky130_power_gate

PMOS power gate for TinyTapeout

Language:ShellLicense:Apache-2.0Stargazers:1Issues:2Issues:0

kvosid_336004_ss24

Course material for 336.004 (Prof. Pretl) in SS24 at JKU

Language:PythonStargazers:0Issues:1Issues:0
Stargazers:0Issues:2Issues:0
Language:PythonLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

jku-tt06-tdc-v2

TDC based on simple inverter ring

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

jku-tt06-tempsens-ng

Temperature sensor from standard cells

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

SKY130_CT-DSM

A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the front-end Gm-cell and a mixed-signal simulation w/ Ngspice.

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0

sscs-ose-code-a-chip.github.io

IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE) - “Code-a-Chip” Travel Grant Awards at ISSCC'23

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0