Chau Huynh (huynhmchau)

huynhmchau

Geek Repo

0

followers

0

following

Location:HCMC, VN

Home Page:fb.com/chaumh1304

Github PK Tool:Github PK Tool

Chau Huynh's repositories

axi

AXI4 and AXI4-Lite interface definitions and testbench utilities

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

AXI4

AXI4 Verification IP (AXI4, AXI4-Lite, AXI4-Stream)

Language:VHDLLicense:NOASSERTIONStargazers:0Issues:0Issues:0

axi-uvm

yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/

Language:SystemVerilogLicense:LGPL-3.0Stargazers:0Issues:0Issues:0

kicad-library

The schematic and 3D libraries supported by KiCad team. Note that the footprint libraries are the *.pretty repos themselves.

Language:KiCadLicense:NOASSERTIONStargazers:0Issues:0Issues:0

Eagle-Libraries

Eagle PCB Parts Libraries

Stargazers:0Issues:0Issues:0

wbuart32

A simple UART controller that can easily be wishbone controlled.

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0

Cshell_Perl

Cshell and Perl Docs

Stargazers:0Issues:0Issues:0

sdspi

SD-Card controller, using a SPI interface that is (optionally) shared

Language:VerilogStargazers:0Issues:0Issues:0

ESP8266

ESP8266 Projects

Language:ArduinoStargazers:0Issues:0Issues:0

homephone_LCD

library for homephone lcd

Language:C++Stargazers:0Issues:0Issues:0

verilog-uart

Verilog UART

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

Arduino

ESP8266 core for Arduino

Language:C++License:LGPL-2.1Stargazers:0Issues:0Issues:0

FPGA-Projects

Projects I have worked on, and possibly wrote a blog post about.

Language:VerilogStargazers:0Issues:0Issues:0

Sleep_n0m1

A library that sets the Arduino into sleep mode for a specified length of time, or until an interrupt

Language:C++Stargazers:0Issues:0Issues:0

fritzing-rfm9xw

RFM9xW part for Fritzing

License:GPL-3.0Stargazers:0Issues:0Issues:0

python-study

python-study

Language:PythonStargazers:0Issues:0Issues:0

modules_from_china

Various modules from china - schematic reverse engineering etc.

Language:KiCadLicense:CC0-1.0Stargazers:0Issues:0Issues:0

SD_Card

FYP SD Card verilog code

Language:SystemVerilogStargazers:0Issues:0Issues:0

USB-Uart

Verilog module for USB UART interface with RTS/CTS hardware handshake protocol

Language:VerilogLicense:GPL-2.0Stargazers:0Issues:0Issues:0

UART_ECHO

Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

Midi_SynthFpga

Sound synthetizer with an fpga

Language:VerilogStargazers:0Issues:0Issues:0

vj-uart

Virtual JTAG UART for Altera Devices

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:0Issues:0