hobo0xcc / rvcpu

RISC-V implementation in system verilog.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

rvcpu

rvcpu is a RISC-V implementation in system verilog.

About

RISC-V implementation in system verilog.


Languages

Language:VHDL 54.9%Language:Verilog 44.8%Language:SystemVerilog 0.2%Language:Tcl 0.1%