hisrg / CNN_for_SLR

A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.

Repository from Github https://github.comhisrg/CNN_for_SLRRepository from Github https://github.comhisrg/CNN_for_SLR

CNN_for_SLR

A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.

Team number: xohw18-311

Project name: BeeBoard

Date: 30-Jul_2018

Version of uploaded archive: 1

University name: ISTANBUL TECHICAL UNIVERSITY

Supervisor name: Berna Ors Yalcin

Supervisor e-mail: Siddika.ors@itu.edu.tr

Participant(s):

Ilayda Yaman

M. Tarik Tamyurek

Burak M. Gonultas

Email:

ilaydayaman@gmail.com

mttamyurek@gmail.com

burakmert@gonultas.org

Board used: Digilent ZedBoard Zynq®-7000 ARM/FPGA SoC Development Board

Vivado Version: 2018.1

Brief description of project: A trained Convolutional Neural Network has been implemented on an FPGA evaluation board, ZedBoard Zynq-7000 FPGA, focused on fingerspelling recognition.

Description of archive (explain directory structure, documents and source files):

CNN folder includes Vivado files

MATLAB_Code folder includes files to verify the results obtained by the Vivado- Behavioral Synthesis

Instructions to build and test project

Step 1: Go to CNN folder for Vivado files of the project

Step 2: Run Behavioral Synthesis

Step 3: Obtain results for the hardware design

Step 4: Compare it with MATLAB results by running the "CNN.m" file inside the MATLAB_Code folder

Link to YouTube Video(s): https://www.youtube.com/watch?v=xoB--RFfy6I&feature=youtu.be

About

A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.


Languages

Language:VHDL 98.0%Language:Verilog 1.9%Language:Shell 0.1%Language:Stata 0.0%Language:Forth 0.0%Language:Tcl 0.0%Language:Pascal 0.0%