Abhishek Singh Kushwaha (heyshakya)

heyshakya

Geek Repo

Company:IIIT Dharwad, Karnataka India

Location:Dharwad, Karnataka, India

Home Page:https://www.linkedin.com/in/heyshakya/

Github PK Tool:Github PK Tool


Organizations
IRIS-IIITDWD

Abhishek Singh Kushwaha's repositories

mdw21

Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis

Language:AGS ScriptStargazers:9Issues:1Issues:0

vsd_pll

8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving an 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.

License:MITStargazers:6Issues:1Issues:0

lfd111x

This repository contains the work done during learning LinuxFoundationX LFD111x Building a RISC-V CPU Core

Language:VHDLStargazers:1Issues:0Issues:0

32-Verilog-Mini-Projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM

Language:VerilogStargazers:0Issues:0Issues:0

awesome-hardware-tools

List of awesome open source hardware tools

Stargazers:0Issues:0Issues:0

DeepCoMP

Dynamic multi-cell selection for cooperative multipoint (CoMP) using (multi-agent) deep reinforcement learning

Language:HTMLLicense:MITStargazers:0Issues:0Issues:0

mlscv

This GitHub Repository contains all the source codes for exercises and case studies for course Machine Learning for Speech and Computer Vision

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

silicon-notebooks

Tinkering with Open Source Silicon and Jupyter Notebooks

Language:Jupyter NotebookLicense:Apache-2.0Stargazers:0Issues:0Issues:0

awesome-hdl

Hardware Description Languages

Stargazers:0Issues:0Issues:0

awesome-opensource-hardware

List of awesome open source hardware projects

License:MITStargazers:0Issues:0Issues:0

awesome-semiconductor-startups

List of awesome semiconductor startups

Stargazers:0Issues:0Issues:0

computer-engineering-resources

A curated list of Computer Engineering resources

License:CC0-1.0Stargazers:0Issues:0Issues:0

deeplearning-models

A collection of various deep learning architectures, models, and tips

License:MITStargazers:0Issues:0Issues:0

example.github.io

Personal Webpage

License:MITStargazers:0Issues:0Issues:0

fpu

32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.

License:NOASSERTIONStargazers:0Issues:0Issues:0

fpu-1

synthesiseable ieee 754 floating point library in verilog

License:MITStargazers:0Issues:0Issues:0

FPU-IEEE-754

My take on implementing Single precision Floating Point Division and Square Root

License:MITStargazers:0Issues:0Issues:0

gem5-bootcamp-env

Gem5 BootCamp. Peer pressure me aake fork kiya :(

License:CC-BY-4.0Stargazers:0Issues:0Issues:0

heyshakya.github.io

My official SHOW OFF repository here I will show off, brag and look down others please follow me.

Stargazers:0Issues:0Issues:0

iris_arm

A simulation of 4-DOF robotic arm in gazebo, using ROS.

Language:CMakeStargazers:0Issues:0Issues:0

moderncv

A modern curriculum vitae class for LaTeX

Stargazers:0Issues:0Issues:0

opensource.guide

📚 Community guides for open source creators

Language:HTMLLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0

pytorch-Deep-Learning

Deep Learning (with PyTorch)

Language:Jupyter NotebookLicense:NOASSERTIONStargazers:0Issues:0Issues:0

PyTorchZeroToAll

Simple PyTorch Tutorials Zero to ALL!

Stargazers:0Issues:0Issues:0

resume.md

Write your resume in Markdown, style it with CSS, output to HTML and PDF

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

rtl_notes

Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes

License:MITStargazers:0Issues:0Issues:0
Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

tnoc

Network on Chip Implementation written in SytemVerilog

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

vsd_rtl

This repo contains the detail of labs and designs implemented and simulated during the 5 day workshop at VSD

Language:VerilogStargazers:0Issues:1Issues:0