hcysky / Vitis_Accel_Examples

Vitis_Accel_Examples

Home Page:http://xilinx.github.io/Vitis_Accel_Examples/

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Vitis Accel Examples' Repository

Welcome to the Vitis Accel Examples' repository. This repository contains examples to showcase various features of the Vitis tools and platforms. It is expected that users have gone through the tutorials and have developed a basic understanding of the tools and the programming model. This repository illustrates specific scenarios related to host code and kernel programming through small working examples. The intention is for users to be able to use these working examples as a reference while developing their own accelerator application based on Xilinx platforms.

For more comprehensive documentation,

About

Vitis_Accel_Examples

http://xilinx.github.io/Vitis_Accel_Examples/

License:Other


Languages

Language:Makefile 53.0%Language:C++ 27.1%Language:SystemVerilog 6.8%Language:Python 3.9%Language:C 3.8%Language:Verilog 3.7%Language:Tcl 1.3%Language:Shell 0.3%Language:Perl 0.1%