Harvard Architecture, Circuits, and Compilers

Harvard Architecture, Circuits, and Compilers's repositories

End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.

Language:C++BSD-3-Clause198 14 37

A pre-RTL, power-performance model for fixed-function accelerators

Language:C++NOASSERTION161 28 32

An LLVM pass to profile dynamic LLVM IR instructions and runtime values

Language:C++NOASSERTION131 25 41

http://vlsiarch.eecs.harvard.edu/research/recommendation/

Language:PythonMIT123 9 9

SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin

Language:C++BSD-3-Clause87 7 27

HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference

Language:PythonNOASSERTION39 2 3

FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks

Language:C++NOASSERTION36 70

Language:C++13 40

Language:Python10 30

Trireme: Exploring Hierarchical Multi-Level Parallelism for Domain Specific Hardware Acceleration

Language:LLVM100

Documentation for SMAUG. Autogenerated, do not manually edit.

Language:HTML030