Harsh Kumar's repositories
verilog_experiments
This repository is created for VLSI Experiments in Verilog for Engineering Sem 5 based on the Syllabus of IIIT Trichy. Here you can find the necessary codes, design files, and documentation for the experiments
Language:Jupyter Notebook000
Language:Jupyter Notebook000
Language:Jupyter Notebook000
Language:Jupyter Notebook000
Language:Jupyter Notebook000
Language:HTML000
000
Language:Jupyter Notebook000
presidio-oss
Context aware, pluggable and customizable data protection and de-identification SDK for text and images
Language:PythonMIT000
Language:Jupyter Notebook000
Language:MATLAB000