haonantian924's starred repositories

MoneyPrinterTurbo

利用AI大模型,一键生成高清短视频 Generate short videos with one click using AI LLM.

Language:PythonLicense:MITStargazers:15540Issues:0Issues:0

transformers

🤗 Transformers: State-of-the-art Machine Learning for Pytorch, TensorFlow, and JAX.

Language:PythonLicense:Apache-2.0Stargazers:130387Issues:0Issues:0

DARC

Decentralized Autonomous Regulated Company (DARC), a company virtual machine that runs on any EVM-compatible blockchain, with on-chain law system, multi-level tokens and dividends mechanism.

Language:TypeScriptLicense:NOASSERTIONStargazers:9405Issues:0Issues:0
License:MITStargazers:363Issues:0Issues:0

CO_ext_lab-CQU

重庆大学计组(硬综)拓展实验;

Language:VerilogStargazers:20Issues:0Issues:0

Digital-Design-Docs

Documentation for Digital Design course

Language:VerilogStargazers:19Issues:0Issues:0

DRUM

The Verilog source code for DRUM approximate multiplier.

Language:VerilogLicense:NOASSERTIONStargazers:25Issues:0Issues:0

AccDNN

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

Language:VerilogLicense:Apache-2.0Stargazers:380Issues:0Issues:0
Language:VerilogStargazers:2Issues:0Issues:0

LeNet-5-Quantized

This is an implementation for the LeNet-5 Network with a script for quantizing its weights to 8 bit unsigned integer

Language:Jupyter NotebookStargazers:7Issues:0Issues:0

ZYNQ-NVDLA

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Language:VerilogStargazers:292Issues:0Issues:0
Language:VerilogStargazers:1Issues:0Issues:0

DLR_Projects

Deep learning projects using DLR (Deep Learning Routines)

Language:CStargazers:7Issues:0Issues:0

Vitis-AI

Xilinx Vitis-AI Mirroring & Practice

Language:SystemVerilogLicense:Apache-2.0Stargazers:2Issues:0Issues:0
Language:SystemVerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

Takk_Zynq_Labs

This is just for Takk_Zynq_Labs test.

Language:CLicense:Apache-2.0Stargazers:26Issues:0Issues:0

Vivado_Lenet5

Codesign of lenet5 implementation with Zedboard

Language:HTMLStargazers:1Issues:0Issues:0

A-framework-for-developing-Neural-Networks-in-hardware-accelerators

This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.

Language:CLicense:Apache-2.0Stargazers:7Issues:0Issues:0
Language:VHDLStargazers:1Issues:0Issues:0

LeNet-on-Zynq

Simulating implement of LeNet network on Zynq-7020 FPGA

Language:VHDLLicense:MPL-2.0Stargazers:27Issues:0Issues:0
Language:SystemVerilogStargazers:1Issues:0Issues:0

FinalPro-CnnAcc

期末大作业of AIchip 2020

Language:VHDLStargazers:1Issues:0Issues:0

uestc-course

电子科技大学课程资料共享平台. Course material sharing platform of UESTC.

Language:PythonLicense:NOASSERTIONStargazers:2439Issues:0Issues:0

ncnn

ncnn is a high-performance neural network inference framework optimized for the mobile platform

Language:C++License:NOASSERTIONStargazers:19930Issues:0Issues:0

FPGA-proj

FPGA project

Language:VHDLStargazers:187Issues:0Issues:0
Language:VerilogStargazers:61Issues:0Issues:0

-Approximate-Computing-Techniques-for-Deep-Neural-Networks-

Approximate computing technique is very much useful for improving efficiency (approx double) and reducing energy consumption. We will be using different adders and multipliers for this purpose and comparing their energy consumption and accuracy. And we have implemented it on Field Programmable Gate Array (FPGA) and ZEDBoard.

Language:VerilogStargazers:4Issues:0Issues:0

verilog_mnist

run mnist with verilog

Language:VerilogStargazers:4Issues:0Issues:0

HEAM

HEAM: High-Efficiency Approximate Multiplier Optimization for Deep Neural Networks

Language:VerilogStargazers:5Issues:0Issues:0