gsomlo

followers

0

following

0

stars

gsomlo's repositories

edk2

EDK II

Language:CBSD-2-Clause30 20

yoloRISC

A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga

Language:VerilogISC24 30

litedram

Small footprint and configurable DRAM core

Language:PythonNOASSERTION1 20

litex-boards

LiteX boards files

Language:PythonBSD-2-Clause1 10

prjtrellis

Documenting the Lattice ECP5 bit-stream format.

Language:PythonNOASSERTION1 20

riscv-linux

RISC-V Linux Port

Language:CNOASSERTION1 20

rocket-chip

Rocket Chip Generator

Language:ScalaNOASSERTION1 20

bitcoin

Bitcoin Core integration/staging tree

Language:C++MIT020

core

Common Open Research Emulator

Language:PythonBSD-2-Clause020

libnetwork

Docker Networking

Language:GoApache-2.0020

linux

Linux kernel source tree

Language:CNOASSERTION020

linux-on-litex-vexriscv

Linux on LiteX-VexRiscv

Language:PythonBSD-2-Clause010

litesata

Small footprint and configurable SATA core

Language:PythonNOASSERTION000

litesdcard

Small footprint and configurable SDCard core

Language:PythonNOASSERTION010

litex

Build your hardware, easily!

Language:CNOASSERTION000

migen

A Python toolbox for building complex digital hardware

Language:PythonNOASSERTION000

moby

Moby Project - a collaborative project for the container ecosystem to assemble container-based systems

Language:GoApache-2.0000

nc64

IPv6 and IPv4 session based information exfiltration tool

MIT000

nextpnr

nextpnr portable FPGA place and route tool

Language:C++ISC000

opensbi

RISC-V Open Source Supervisor Binary Interface

Language:CNOASSERTION000

rdesktop

rdesktop is an open source UNIX client for connecting to Windows Remote Desktop Services, capably of natively speaking Remote Desktop Protocol (RDP) in order to present the user's Windows desktop. rdesktop is known to work with Windows server version ranging from NT 4 terminal server to Windows 2012 R2.

Language:CGPL-3.0020

riscv-pk

RISC-V Proxy Kernel

Language:CNOASSERTION010

rocket-litex-verilog

Rocket Chip Verilog generated for the LiteX SoC

Language:Verilog010

suricata-verify

Suricata Verification Tests - Testing Suricata Output

Language:Python010

tapcfg

tapcfg

Language:CLGPL-2.1020

yosys

Yosys Open SYnthesis Suite

Language:C++ISC010

yosys-abc-test

binary blob for reproducing abc bug

020