zeST - An implementation of an Atari ST in VHDL

This is a complete implementation of an Atari ST in VHDL, which targets cheap Xilinx Zynq-7000-based prototyping boards.

Its main features are:

Cycle accuracy, whenever possible (and necessary)
HDMI for video and audio output
USB for keyboard, mouse input (planned: joysticks, mass storage, MIDI...).

External hardware cores zeST is based on:

Jorge Cwik's fx68k processor core, a cycle-accurate 68000 processor implementation
Tsuyoshi Hasegawa's HD63701 compatible processor core, used as the keyboard processor
John Kent's 6850 compatible ACIA core

All other components have been redesigned from scratch.

zeST is distributed under the GNU General Public License v3 licence. See the LICENSE file or https://www.gnu.org/licenses/gpl-3.0.html for more details.

Contributors

François Galea
George Nakos

Links

About

Implementation of an Atari ST in VHDL for Xilinx-based FPGAs

GNU General Public License v3.0

Languages

Language:VHDL 37.8%Language:Tcl 27.9%Language:C 15.1%Language:SWIG 9.3%Language:Assembly 4.8%Language:Verilog 3.4%Language:Shell 1.5%Language:Makefile 0.3%