geekboi777 / 5_Stage_Pipeline_RISCV_Processor

This Project describes a classic 5-stage Pipeline RISC-V Processor with Hazard Detection and Basic vector arithmetic features, made entirely using Verilog HDL.

Geek Repo

Github PK Tool