Gianluca Bellocchi's repositories

Language:StataStargazers:2Issues:0Issues:0

axi_hls_tg

AXI HLS Traffic Generator

Language:MakefileStargazers:0Issues:0Issues:0

dummy_vip

Files for the IP Integration Exercise

Language:SystemVerilogStargazers:0Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:1Issues:0
Language:HTMLStargazers:0Issues:1Issues:0
Language:VerilogStargazers:0Issues:2Issues:0

hero

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

hwpe-ctrl

IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

hwpe-stream

IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system

Language:SystemVerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

hwpe-tb

Template testbench for HWPEs (using the hwpe-mac-engine as example)

Language:StataLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:1Issues:0

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

License:NOASSERTIONStargazers:0Issues:0Issues:0

pulpissimo-zcu102

Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

xil_open_hw_23

GenOv: Streamlining the Design and Optimization of Heterogeneous RISC-V-based FPGA Overlays

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0