fvutils / uvmf-full

Full UVM Framework snapshot, including docs

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

uvmf-full

Full UVM Framework snapshot, including docs

The UVM Framework is a set of base UVM components and automation scripts created by Siemens EDA. Find more information, including tutorial videos and release snapshots here: https://verificationacademy.com/courses/UVM-Framework-One-Bite-at-a-Time

Note: this repository is just a snapshot of code from the link above to simplify incorporation of UVMF-based testbenches into IVPM-based projects (ie to prevent the need to cache UVMF core code in multiple projects). The releases on the page listed above is the authoritative source.

Code here is under the following copyright and license:

Copyright 2013-2021 Siemens Corporation
Digital Industries Software
Siemens EDA
All Rights Reserved Worldwide

Licensed under the Apache License, Version 2.0 (the
"License"); you may not use this file except in
compliance with the License.  You may obtain a copy of
the License at

     http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in
writing, software distributed under the License is
distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
CONDITIONS OF ANY KIND, either express or implied.  See
the License for the specific language governing
permissions and limitations under the License.

About

Full UVM Framework snapshot, including docs

License:Apache License 2.0


Languages

Language:SystemVerilog 46.4%Language:Python 32.2%Language:Verilog 10.3%Language:Makefile 3.2%Language:Stata 2.9%Language:HTML 1.9%Language:Tcl 0.9%Language:C++ 0.6%Language:Shell 0.6%Language:Forth 0.4%Language:Fortran 0.3%Language:Batchfile 0.2%Language:Perl 0.1%Language:Jinja 0.1%Language:VHDL 0.0%Language:CSS 0.0%Language:Standard ML 0.0%Language:TypeScript 0.0%